
AD-A189 065 1/1 UNCLASSIFIED F/G 20/14 END BATE 3.88 DTIC



Value of the second of the sec

DIGITAL CORRELATOR for the PORTABLE CHANNEL PROBER MEASUREMENT INSTRUMENT

> Final Report December 1987

Contract No. NOO014-87-C-2018 (Stow Computer Project NRL02)

Prepared for

Naval Research Laboratory/5550 4555 Dverlook Avenue, S.W. Washington, D.C. 20375

Prepared by

Stow Computer
111 Old Bolton Road
Stow Massachusetts 01775
(617/508) 897-6838



88 2 16 008

An order to the state the

	OF THIS PAG	

REPORT DOCUMENTATION PAGE							
1a. REPORT SECURITY CLASSIFICATION			1b. RESTRICTIVE MARKINGS				
UNCLASSIFIED 2a. SECURITY CLASSIFICATION AUTHORITY			3 . DISTRIBUTION	/ AVAIL ABILITY	OF REPORT		
Za. SECURITY	CDASSIFICATIO	AUTHORITY			d for put		N 5 6 4
2b. DECLASSI	FICATION / DOV	WNGRADING SCHEDU	LE	Distribu	ution un	imited	:ase,
4 PERFORMI	NG ORGANIZAT	TION REPORT NUMBE	R(S)	5. MONITORING	ORGANIZATION	REPORT NUM	BER(S)
6a. NAME OF	PERFORMING	ORGANIZATION	66 OFFICE SYMBOL	7a. NAME OF MONITORING ORGANIZATION			
Stow (Computer		(If applicable)				
6c. ADDRESS	(C'ty, State, an	d ZIP Code)		7b. ADDRESS (Ch	ty, State, and 2	(IP Code)	
111 0	ld Bolto	n Road		1			
Stow,	MA 017	75					
8a. NAME OF ORGANIZA	FUNDING/SPO	ONSORING	8b. OFFICE SYMBOL (If applicable)	9. PROCUREMEN	T INSTRUMENT	IDENTIFICATION	N NUMBER
Naval Re	esearch	Laboratory	Code 5550	N00014-8	87 - C-2018	3	
8c. ADDRESS	City, State, and	d ZIP Code)		10. SOURCE OF	FUNDING NUMI	BERS	
Washing	ton, DC	20375-5000		PROGRAM ELEMENT NO	PROJECT NO.	TASK NO.	WORK UNIT ACCESSION NO
11 TITLE (Inc.	lude Security ((lassification)		i	<u> </u>		
	Correla		Portable Cha	nnel Prob	er Instr	ument	
12 PERSONAL	AUTHOR(S)						
	orge E.,						
13a TYPE OF Final	REPORT	136. TIME CO FROM 1/	37 to 12/87	14. DATE OF REPO	ORT Year, Mont	th, Day) 15. P,	AGE COUNT
16 SUPPLEME	NTARY NOTA	TION					
17	COSATI	CODES	18. SUBJECT TERMS (Continue on revers	e if necessary	and identify by	block number)
FIELD	GROUP	SUB-GROUP	Wideband HF			nt	
9	2		Digital Sigr (continued o				
19 ABSTRACT	(Continue on	reverse if necessary	and identify by block n		/	 	
			a Digital Co		for the :	Portable	Channel
			ent being dev				
Laborat	ory for	use in expe	riments design	gned to ch	aracteri:	ze high :	frequency
(HF) radio channels. This Digital Correlator is a digital signal processor							
designed and constructed by Stow Computer, 111 Old Bolton Road, Stow, MA							
01775, (617/508) 897-6838. Two Digital Correlators are integrated into the							
existing Digital Pre-processor to make a Portable Wideband HF Channel							
Analyzer. The Portable Wideband HF Channel Analyzer will be located at the							
receiving site of the channel probing experiment and is situated between the coherent radio receiver and the microcomputer used for data recording and							
analysis. The Portable Wideband HF Channel Analyzer computes the delay							
power spectrum of the received waveform. The in-phase and quadrature outputs							
(continued on reverse)							
		HUTY OF ABSTRACT		21. ABSTRACT SE		FICATION	
	SIFIED/UNLIMIT F RESPONSIBLE	FINDIVIDUAL	RPT. DTIC USERS	UNCLASS 22b. TELEPHONE		whi Tabe Office	E CYMBOI
	· ·····································			220. TELEPHONE	,	AND ZZC. OFFIC	.c
DD FORM 1	473. 84 MAR	83 AP	Redition may be used un	til exhausted			ON OF THIS PAGE

All other editions are obsolete.

- 18. SUBJECT TERMS (continued)
 Digital Correlator
 Correlation
 Data Acquisition
 Channel Characterization
 HF Channel Sounder
 Channel Prober
 TMS320C25
 VME
- of the receiver are sampled and converted to digital values by the Analog to Digital Converter, integrated by the Integrator, and correlated with a stored replica of the transmitted waveform by two Digital Correlators. The resulting tap gains are then read by the system microcomputer using the microcomputer interface.

The Digital Correlator uses a Texas Instruments TMS320C25 digital signal processor as a central processor and an array of eight Motorola DSP56200 processors to perform the correlation. Input and output is via high-speed dual-port memories. An industry standard VMEbus interface allows the Digital Correlators to be used outside the Portable Wideband HF Channel Analyzer.

The Portable Wideband HF Channel Analyzer is a versatile programmable data acquisition and signal processing system. The Analog to Digital Converters are 12 bits precision and the programmable sampling rate can exceed 250 kHz while sampling both channels simultaneously. The Integrator uses a pair of Texas Instruments TMS32020 digital signal processors for input processing and control. The Digital Correlators are also versatile signal processors and can be used either inside or outside the Portable Wideband HF Channel Analyzer for correlation, digital filtering, fast Fourier transforms (FFT's) and other signal processing applications. The Portable Wideband HF Channel Analyzer is self-contained, weighs about 50 pounds, and is suitable for use on a table top or can be mounted in a standard equipment rack.

DIGITAL CORRELATOR for the PORTABLE CHANNEL PROBER MEASUREMENT INSTRUMENT

Final Report December 1987

Contract No. NOO014-87-C-2018 (Stow Computer Project NRLO2)

Prepared for

Naval Research Laboratory/5550 4555 Overlook Avenue, S.W. Washington, D.C. 20375

Prepared by

Stow Computer 111 Old Bolton Road Stow Massachusetts 01775 (617/508) 897-6838



	Accession For
i I	NTIS GRA&I
] 1; } J	hannomoed [
į.	
	interiority ()
	the emaple.
	20 - 162 1 - 1
A	-1

TABLE OF CONTENTS

Section	1	Introduction1
Se ction	2	Overview
Section	3	TMS320C25 and Interface, Input and Output Memory TMS Ports5
Section		Correlator Array
Section	5 5.1 5.2	IPB Interface and Input Memory IPB Fort13 Configuring the IPB Port13 Input Memory
Section	6.1 6.2 6.3 6.4	VMEbus Interface

LIST OF FIGURES AND TABLES

Figure 1.	NRL0201 Digital Correlator, Block Diagram4
Table 1.	TMS320825 Address Decoding6
Table 2.	Typical Values for the START Pulse Counter for the START Pulse Counter Modulus Registeriz
Table 3	UMEbus Configuration Switch (DSC) Settings 17

Introduction

This document is a final report prepared by Stow Computer of Stow, Massachusetts for the Naval Research Laboratory upon completion of Contract number NOO014-87-C-2018 for the design and construction of Digital Correlators for the Portable Channel Frober Measurement Instrument. These Digital Correlators are integrated into the Digital Pre-processor built previously by Stow Computer to form a Portable Wideband HF Channel Analyzer. The Portable Wideband HF Channel Analyzer is a subsystem of the Portable Channel Prober Measurement Instrument being developed by the Naval Research Laboratory for use in experiments designed to characterize high frequency radio communications channels.

The Portable Wideband HE Channel Analyzer is a dual channel data acquisition and processing system comprising analog to digital converters, three signal processors, and a microcomputer interface. The first signal processor is the NRL0101 Integrator built as part of the Digital Fre-The NRL0101 Integrator controls input sampling processor. by the NRL0103 Analog to Digital Converter and can perform integration and other signal processing functions on both data channels simultaneously. The data is then processed by two NRL0201 Digital Correlators, one for each channel. Output from the NRL0201 Digital Correlators is passed to a microcomputer for further analysis and recording. Portable Wideband HF Channel Analyzer is self-contained, is slightly larger than a personal computer and is suitable for use on a table top or may be mounted in a standard rack.

The Portable Channel Prober Measurement Instrument is used to characterize a wideband high frequency radio A pseudo-noise sequence (PN) sequence is transmitted over the channel. At the receiver site the baseband output of the receiver is processed by the Portable Wideband HF Channel Analyzer. The in-phase and quadrature outputs of the receiver are sampled and converted to digital values. Consecutive sequences of input samples are integrated and the integrated sequences are correlated with a stored replica of the transmitted PN sequencé to compute the delay power spectrum of the channel. Correlated values are passed to a general purpose microcomputer for further analysis and storage. Timing and control circuitry maintain synchronization between the transmitting and receiving sites and provide a coherent clock and synchronization signals to the Portable Wideband HF Channel Analyzer.

The current experiment uses two different PN sequences. The Sounder mode uses a 255 bit sequence and is used to make

a preliminary characterization of the channel. The transmitted pulse width is 8 usec with a 25% duty cycle. The received waveform is sampled at 32 usec intervals. The sampling can be uniform or delayed by 4 usec between integrations. Integration of 1, 2, 4, or 8 sequences can be selected.

١

The Prober mode uses a 2047 bit FN sequence and is used to more accurately measure the channel. The transmitted pulse width is 1 usec with a 25% duty cycle. The received waveform is sampled at 4 usec intervals and sampling can be uniform or delayed by .5 usec between integrations of 1, 2, 4, or 8 sequences.

All data collection and processing parameters in the Portable Wideband HF Channel Analyzer are programmable and are set by software downloaded from the microcomputer. Parameters such as sequence length and sampling rate can be changed as long as they remain within the physical limitations of the system. The signal processors in the Portable HF Channel Analyzer are not limited to integration and correlation but can be programmed to perform other signal processing tasks as digital filtering and fast Fourier transforms (FFT's).

Overview

The NRL0201 Digital Correlator is a digital signal processor designed by Stow Computer for the Naval Research Laboratory. The NRL0201 Digital Correlator was designed specifically for the Portable Wideband HF Channel Analyzer built by Stow Computer for NRL but could be used elsewhere as a digital correlator, FIR filter, or as a general purpose digital signal processor. The NRL0201 Digital Correlator interfaces to the Portable Wideband HF Channel Analyzer via the industry standard VMEbus. The VMEbus interface allows the NRL0201 Digital Correlator to be used in any microprocessor using the VMEbus.

Figure 1. is a block diagram of the NRL0201 Digital Correlator.

A lexas Instruments TMS320C25 digital signal processor is the central processing element of the NRL0201 Digital Correlator. The actual correlation is performed by an array of eight Motorola DSP56200 Finite Impulse Response digital filters in cascade. Dual-ported memories provide an efficient means of transferring data to and from the NRL0201 Digital Correlator. In addition to the 16k bytes of dual-ported memory there is memory internal to the TMS320C25 and the DSP56200's in the Correlator Array. TMS320C25 programs are generally stored internally after being loaded via the VMEbus. The IFB is a custom bus utilizing the user definable pins on the VMEbus J2 connector. The data memory ported to the IFB is always available to the TMS320C25 even if the NRL0201 Digital Correlator is installed in a backplane with no IPB connections.




Figure 1. Terr of Dirital Torgolator, Blook Biagram

TMS320025 and Interface, Input and Output Memory TMS Forts

A Texas | Instruments TMS320025 | digital signal processor is the central processing element of the NRLO201 Digital The interface circuitry to the TMSD20025 Correlator. comprises a clock circuit, address decoders and a circuit that generates READY. READY indicates to the IMST20025 that an external read or write cycle is complete. The TMS320C25 stretches an external read or write cycle with wait states until READY is asserted. For maximum speed, the TMS320C25 address and data buses connect directly to the Input Memory, Output Memory and Correlator Array Interface latches, which are all high performance CMOS, without intermediate buffers. $oldsymbol{\mathsf{Most}}$ of the address decoding and the READY logic are combined into two programmable logic devices (PLD's). The clock input of the TMS320025 is driver directly from a 40 mHz oscillator which also drives an octal flip-flop circuit used to generate 10 and 20 mHz processing clocks. These clocks have a fixed phase relationship and edges as close as possible to the internal TMS320025 clocks.

Address decoding is simplified by not using the entire TMS320025 address space. The Correlator Array is addressed by bit 15 (the MSB) of the address. Although this uses 32) bytes of the address space to address 129 registers, there is no decoding overhead. Address bits 14 and 12 of the TMSD20025 are not used externally and are effectively "don t cares" in the address decoding. These "don't care" bits are used to avoid some restrictions in the address space. The NRL0201 Digital Correlator uses the same physical memory in program space to download software and in data space as output memory. The program memory must start at location 0000 but data space addresses below 03FF (all addresses are shown in hexadecimal) are used internally in the TMS320025. Adding an offset of 2000 to input memory references in the software makes the references external and, since bit 13 is not wired, physical memory receives addresses starting at 0000. TMS320025 address decoding is shown in Table 1.

READY to the TMS20025 is asserted based on a combination of address decoding and feedback from the device addressed. A read cycle to the input Memory generates an immediate READY so that the TMS320025 can proceed without wait states. When the NRL0201 Digital Correlator is operated in the Portable Wideband HF Channel Analyzer there should be no contention for access to the Input Memory. The BUSY signal from the Input Memory is connected to interrupt INTO of the TMS320025. This connection can be used to flag an exception to an Input Memory access if the NRL0201 correlator is programmed for a different application. Write

```
Pir 1 14 1 17 17 11

1 x x x x Lumrelator Array

1 x x 1 1 Output Memory 1

1 x x 1 1 Unit Memory 1

1 x x 1 1 Imput Memory 1

1 x x x 1 Imput Memory 1
```

Samue 1. Small wis Address be oding

cycles to the Correlator Array generate an immediate READY if ABUSY from the correlator array interface is not asserted. Software for the Portable HF Channel Analyzer is synchronized to the array so ABUSY will probably never cause wait states.

Read cycles accessing the Correlator Array have at least one wait state. The TMS320C25 cycle continues to stretch until RDRDY* is received from the Correlator Array Interface. Write cycles to either the Input or Output Memory have at least one wait state. This wait state allows the arbiter of the dual-ported memory to grant access or assert BUSY. If IBUSY or OBUSY is asserted the cycle stretches until the write can be completed. Read cycles accessing the Output Memory have at least one wait state in both data and program space. If OBUSY is asserted due to access from the VMEbus side, the TMS320C25 cycle stretches until the read can be completed.

Correlator Array

The Correlator Array consists of eight Motorola DSF56200 Finite Impulse Response (FIR) Digital Filters in cascade. Each DSF56200 is a programmable length FIR filter with maximum length of 256 taps. The DSF56200 has an eight bit parallel interface used for loading data, coefficients, and control parameters and serial inputs and outputs for passing data and partial sums in the cascade. The autocorrelation function is performed by loading the coefficient memory of the FIR filter with a stored replica of the sequence being processed.

Eight DSP56200's in cascade are used to process a FN sequence of up to 2047 bits. The serial output of the last DSP56200 is connected to the serial input of the first to perform a circular shift of the data during the correlation. For details on the operation of the Motorola DSP56200 refer to the Motorola data sheet.

4.1 Correlator Array Interface

The Correlator Array Interface interfaces the less Instruments IMS320025 digital signal processor, which functions as the central processor in the NRE0201 Digital Correlator, with the array of Motorola DSF56200 digital filters which perform the correlation. The Correlator Array is addressed as data memory by the 1M5020025. Address decoding is done by the TMS020025 interface. The heart of the Correlator Array Interface is an AmilyPul41 tuse programmable controller. This finite state machine sequences the interaction of the interface with the TMS320025 and the DSP56200 s. The Correlator Arra, Interface is optimized for transferring data from the TMS320025 to the array. For highest performance the array must be loaded as quickly as possible. Correlator outputs from the array are spaced at the processing delay which allows plenty of time for the TMS220025 to read the results.

The TMS320C25 writes sixteen bit data to the Correlator Array Interface. The DSP56200's used to perform the correlation have an eight bit interface. The Correlator Array Interface latches the data from the IMS320C25 so that the TMS320C25 can continue with no wait states and then performs two byte writes to the DSP56200 that was addressed. The TMS320C25 must not try to write to the Correlator Array in two consecutive cycles. When the Correlator Array is being loaded the TMS320C25 alternates between reading from the Input Memory and writing to the array. Thus, the

consecutive cycle restriction is not a problem and the pipeline is always full.

Data and addresses to the array are double buffered. Double buffering allows the TMS320C25 to initiate a write cycle while the previous write cycle is being completed. Addresses and data are also double buffered by the DSP56200 at its input port. The internal RAM memory of the DSP56200 is not directly accessed by the TMS320C25. The TMS320C25 writes an address to the RAM address register of the DSP56200 and, if it is a write cycle, writes data to the data register. These external registers are copied internally at the next START pulse. If a location of the internal DSP56200 RAM is being read, the read data is written to the external data register on the succeeding START pulse. DSP56200 cycles are shown in the Motorola data sheet. The START pulse is from the START Pulse Counter which is described below.

Dutput from the Correlator Array is read in bytes through the eight bit interface. The TMS320025 must perform two read cycles and then combine the bytes into a sixteen bit word. The result of each correlation is stored in the output register of the last DSP56200 in the cascade and may be read by the TMS320025 by addressing each byte of the output register. Reading data from the DSP56200's internal data RAM, however, is pipelined due to the double buffering. The data read on one cycle is from an address written into the address register on a previous cycle. Normal operation of the NRL0201 Digital Correlator in the Portable Wideband HF Channel Analyzer does not require reading the DSP56200's internal data RAM.

Write cycles from the TMS320C25 to the array are performed in a single cycle with no wait states. When the TMS320C25 reads the array, however, several cycles are required and the cycles accessing the array are stretched by wait states. The difference in performance between reads and writes is a result of the optimization of the design. In the Fortable Wideband HF Channel Analyzer the time spent writing to the array impacts performance. There is ample time to read the output of the Correlator Array.

Operations supported by the Correlator Array Interface are: read even byte, read odd byte, word write, write odd byte, and write to the modulus register of the START Pulse Counter. Read even byte reads the register at the even address specified and places the data on DO7 through DO0. Read odd byte reads the register at the odd address specified and places the data on DO7 through DO0. Word write writes the LSB of the data from DO7 through DO0 into the register at the even address specified plus one then writes the MSB of the data from D15 through D08 into the register at the address specified. Write odd byte writes

the LSB of the data from D07 through D00 into the register at the odd address specified. Write to START Pulse Counter modulus register writes the MSB of the data from D15 through D08 to the modulus register of the START Pulse Counter. Note that it is the MSB that is transferred. The START Pulse Counter is described in section 4.2.

These operations are defined to interface the TMS320025 which does only word transfers with the DSP56200 which does only byte transfers. The Correlator Array Interface determines the type of operation from the read/write signal and the LSB of the address from the TMS320C25. It then performs one or more operations to complete the desired transfer. The LSB of the DSP56200 register address is generated by the interface. For example, when the TMS320025 writes to an even location (word write), the interface first does a write to the odd byte then the even byte. Byte writes to odd bytes were included because the control registers of the DSP56200 are at odd byte addresses. The modulus of the START Pulse Counter is set using the most significant byte of the data because it was easier to implement in the hardware than if the least significant byte were used.

4.2 START Fulse Counter and START Fulse Counter Modulus Register

The START Fulse Counter generates the synchronous START pulse required by the DSP56200. The period of the START pulse is equal to the filter length plus some overhead as defined in the DSP56200 data sheet. The START pulse is used to transfer data that is double buffered in the DSP56200 into and out of the interface registers. While the Correlator Array is being loaded with data, the filter length is set to the minimum value so that START can occur at the maximum frequency for fastest loading. The period of the START pulse is set through the START Pulse Counter modulus register. The START Pulse Counter circuitry also generates a gating pulse, SWRN, which inhibits the initiation of transfers to or from the TMS320025 for a period around the START pulse. This period was determined by adding the required dead time from the DSP56200 data sheet to the time for the microcode of the longest transfer to complete.

The START Pulse Counter modulus register is loaded from the most significant byte of the data bus and determines the period of the START pulse. The START Pulse Counter is a 9-bit counter clocked by the same 10 mHz clock as the Correlator Array. The value loaded into the register is the determined by writing the period determined from the DSF56200 data sheet as a 9-bit binary number, subtracting one, taking the one's complement, and shifting the eight MSB's to the most significant byte of a 16-bit number.

Normal values for the start pulse counter modulus are listed in Table 2.

Total Number of Taps	START Pulse Period	Modulus Register Value
32	49 x 100ns	E700
256	49 x 100ns	E700
2048	267 x 100ns	7A00

Table 2. Typical Values for START Pulse
Counter Modulus Register

IPB Interface and Input Memory IPB Port

The Inter-processor Bus or IPB is used to transfer data between the Analog to Digital Converter, Integrator, and two NRL0201 Digital Correlators in the Fortable Wideband HE Channel Analyzer. The IPB specification is based on the VMEbus VMX subsystem bus. Signal timing, driver and receiver specifications are taken from the VMXbus specifications. The IFB is optimized for the Fortable Wideband HF Channel Analyzer. The IPB has 10 nonmultiplexed address lines, 32 data lines, an address strobe. data strobe and a read/write control line. Link signals allow the two correlators in the Portable Wideband He Channel Analyzer to operate as a single slave device. The NRE0101 Integrator is always the IPB master. The 32 data lines are utilized as two 16 bit channels. Each correlator operates on one channel (in-phase or quadrature data) which is selected by installing the bus transceivers for the desired channel.

5.1 Configuring the IFB Fort

The NkLo201 Digital Correlators are contigured for linked operation on the IFR by DIF switch DS1. DS1 SW1 when closed (on) configures the NkLo201 Digital Correlator to generate IFR ACF*. If DS1 SW1 is open (o+) the correlator generates L1NFDUF* which is a synchronization signal to the correlator generating ACF*. DS1 SW. when closed (om) causes the correlator to wait for L1NF1N* before generating ACF*. The normal configuration for the two correlators in the Fortable Wideband HF Channel Analyzer is for one correlator to wait for L1NF1N* and generate ACF* (DS1 SW1 on, SW2 on and the other correlator to generate L1NF001* (DS1 SW1 o++, SW2 o+f). The correlator generating ACF* must be in the higher numbered of two adjacent slots in the backplane. L1NF001* and L1NF1N* use the SMACF00F* / SMACF1N* connections of the VMx backplane.

NRLOCOL Digital Correlators are contiquied for the inphase or quadrature (I or 0) channel by the installation of one pair of 74F245 bus transceivers. Transceivers are installed in positions U14 and U15 for in-phase data or in positions U28 and U29 for quadrature data.

5.2 Input Memory

Transactions over the IFB go directly to the correlator Input Memory. The Input Memory is an BF byte dual ported memory. One port connects to the IFB interface, the other to the TMSI/0025. Operation of the memory ports is

independent unless both ports try to access the same location simultaneously. If both ports try to access the same location an internal arbiter grants access to one port and delays access to the other port by asserting BUSY*. In the Fortable Wideband HF Channel Analyzer the correlator input memory is operated as two 2k word buffers. One buffer is used by the NRL0101 Integrator as data memory as input samples are collected while the TMS302025 unloads the other buffer. The buffers exchange roles by mutual agreement between the Integrator and the TMS320025 using a mailbox scheme.

VMEbus Interface

The NRLO201 Digital Correlator is fundamentally a VMEbus based digital signal processor. The VMEbus is an international interconnection standard. The NRLO201 Digital Correlator conforms to the VMEbus specification REV C.1 in terms of signal definition, timing, do loading, and drive capability. The capacitive loading of a several signals may exceed the specification by a few pico-farads. The NRLO201 Digital Correlator is a VMEbus SLAVE with A16, A24, D08(EU), and D16 capability. This means that the correlator will not initiate transfers but will respond to 16-bit (short) or 24-bit (standard) addressing and can transfer data in bytes (both even and odd) or in 16-bit words.

The User-Defined pins of the VMEbus J2 connector are used in the Fortable Wideband HF Channel Analyzer to implement an inter-processor bus (IFB), a control bus, and for signals that allow two NRLO201 Digital Correlators to be linked in order to occupy the same VMEbus address space and transfer data to the system microcomputer in 32-bit longwords (D32). In the Portable Wideband HF Channel Analyzer this capability is used to process the in-phase and quadrature channel data from the Digital Pre-processor in parallel and make use of the bandwidth of a 32-bit data bus in transferring tap gains to the system microcomputer.

The NRL0201 Digital Correlator can be used without modification in a standard VMEbus system if no connections are made to rows. A and C of connector J2. A configuration switch on the NRL0201 Digital Correlator shifts the addresses of the on-board memory and control register so that two correlators can be used in the same VME backplane without modification. Thus, although designed specifically for the Fortable Wideband. HF Channel Analyzer, the NRL0201 Digital Correlator can perform correlation and other signal processing tasks in a pure VME environment.

6.1 VME Interface Configuration Switches DS2

A dual DIF switch, DS2, configures the YMEbus interface of the NRLO201 Digital Correlator. Switch SW1 of DS2 selects stand-alone or linked mode. When SW1 is closed (on) the VMEbus interface operates in stand-alone mode and generates the VMEbus acknowledgement signal DTACK* in response to being addressed. When SW1 is open (off) the VMEbus interface operates in co-operation with another NRLO201 Digital Correlator in the backplane. The signals generated by the interface in linked mode depend on the setting of switch SW2 of DS2. The correlator having SW2

closed (on) generates VLINKOUT* instead of DTACk* in response to being addressed. Data transfers from this correlator are routed over D31 through D16 on the data transfer bus. The correlator with SW2 open (off) waits for VLINKIN* before generating DTACk* and transfers data over D15 through D00. VLINKOUT* and VLINKIN* are connected on the backplane.

SW2 is used in stand-alone mode to shift the base addresses of the Correlator Control Register and Output Memory. If SW2 of DS2 is closed (on) in stand-alone mode the base address of the correlator Output Memory is shifted up by 8k bytes and the address of the Correlator Control Register is shifted up by two bytes to allow another correlator with SW2 off to operate in the same backplane. Operation of DS2 is shown in Table 3. The VMEbus addresses, Correlator Control Register, and Output Memory are described in the following sections.

6.2 VMEbus Addresses

The VMEbus addresses used in the Fortable Wideband HE Channel Analyzer for the correlator Output Memory are FF4000 through FF7FFF. The 16k bytes of address space are required for the Output Memories of the two linked NRL0201 Digital Correlators. The linked output memories are used as two 2) by 32-bit buffers to transfer I and Q channel data in parallel. Addresses FFFF10 - FFFF13 on the VMEbus are used for the Correlator Control Registers. The Correlator Control Registers of the two NRL0201 Digital Correlators are accessed in parallel by 32-bit transfers initiated by the system microcomputer. The VMEbus addresses used by the NRL0201 Digital Correlator may be changed by programming new programmable logic devices (FLD's). For two correlators operating in linked mode on the VMEbus 16 kbytes of address space starting on a longword boundary are required for the Output Memories and four bytes starting on a longword boundary are required for the Correlator Control Registers.

Valid AM (Address Modifier) codes for accessing the Output Memory or Correlator Control Registers are:

- 3D Standard Supervisory Data Access
- 39 Standard Non-privileged Data Access
- 2D Short Supervisory Data Access
- 29 Short Non-privileged Data Access

User definable codes may be programmed into the FLD's if required. Other AM codes are either not supported or do not make sense.

SW1	SWP	Mode	Data	Base Addresses
Ö	Ō	Linked. Generate DTACK*	D15-D00	FF4000 Output Memory FFFF10 Corr. Control
Ó	1	Linked, Generate VLINKOU		FF4000 Output Memory FFFF10 Corr. Control
1	Ó	Stand-Alone Generate DTACk*	D15-D00	FF4000 Dutput Memory FFFF10 Corr. Control
1	i	Stand-Alone Generate DTACH*	D15-D00	FF6000 Output Memory FFFF12 Corr. Control

Table J. VMEbus Configuration Switch (DSD) Settings

6.3 Correlator Control Register

The Correlator Control Register (CCR) is an eight bit register. The Correlator Control Register is written and read over the VMEbus. Only three bits of the register are used. Reading the Correlator Control Register over the VMEbus is primarily intended for diagnostic use but may be used by the system microcomputer as required.

The two NRLO201 Digital Correlators in the Fortable Wideband HF Channel Analyzer operate in linked mode on the VMEbus. The correlator configured as upper by SW2 of DS2 has its Correlator Control Register mapped to VMEbus data bits D31 through D24. The correlator not configured as upper has its Correlator Control Register connected to data bits D15 through D08. The Correlator Control Registers of both correlators are accessed with a single longword transfer from the system microcomputer. It is anticipated that the Correlator Control Registers of both correlators will be written with identical data but this is mot a requirement. Also, care must be taken that there is valid data for both bytes 0 and 2 before the longword transfer is made. Otherwise, for example, one correlator could be inadvertently interrupted or reset.

If two correlators are in the same VME backplane but are not configured as linked, one must be configured as upper and one not. The Correlator Control Register of the NRLU. In Digital Correlator, configured as upper is at address FFFF12 and may be accessed by a word or byte transfer using data lines D15 through D08. The Correlator Control Register of the correlator not configured as upper is at address FFFF19, also uses data lines D15 through D08 and may be accessed by a word or byte transfer.

The control bits are D15 (D31) RESET*, D09 (D25) 1N71*, and D08 (D74) BIO* where "*" means that the signal is active low and is asserted by writing a "0" into the register at that bit position. Numbers in parentheses refer to a correlator operating in linked mode and configured as upper. RESET* causes a hardware reset of the IMS320025 and the Correlator Array. INT1* is the IMS320025 level 1 interrupt. INT1* is both edge and level sensitive. BIO* is the IMS320025 branch control input. This signal may be polled by the IMS320025 using the BIOZ instruction. Refer to the IMS320025 manual for details on interrupts, BIO* and BIOZ.

6.4 Dutput Memory VME Port

The Dutput Memory serves as both a data memory for the output of the NRL0201 Digital Correlator and as program memory for downloading software to the correlator. The Output Memory is an 8k byte dual-ported random access memory (RAM). The VME and 1MS 320025 ports of the memory operate

completely independently except when each side tries to access the same address. If both ports try to access the same address simultaneously an internal arbiter grants access to one port and delays access to the other port by asserting BUSY*. Arbitration should not be required during normal analyzer operation because the output memory of each correlator is divided into two 2k by 16-bit buffers with the correlator and system microcomputer switching buffers by mutual agreement using a mailbox scheme.

The output memories of both correlators in the Portable Wideband HF Channel Analyzer are accessed simultaneously in linked mode by the system microcomputer using a common address. Data is transferred in 32-bit longwords. The correlator confidured as upper by SWD of DSD transfers data over D31 through D36. The other correlator transfers data over D35 through D36. Since data is transferred only in longwords, programs must be simultaneously loaded into both correlators with the instructions for the correlator confidured as upper in the two most significant bytes. Normally the same program would be loaded into both correlators but this is not a requirement.

The correlations do not have to be configured in linked mode. A correlator can operate on the VMEbus in standmalone mode. In standmalone mode all data transfers are on data inces D15 through bud and data may be transferred in either words or bytes. Unless it is configured as upper by SW. of Dm., the output memory of a correlator in standmalone mode occupies the VMEbus address space from FF4000 through FF5FF. Two correlators may be operated in standmalone mode on the same VME backplane by configuring one as upper using SW. Of D51. The output memory of a correlator configured as standmalone and upper is addressed from FF6000 through FF7FF.

The IMS 10.5 architecture reserves the first ... incations of program memory for interrupt vectors. Thus, \mathbb{Z}_2 locations of the common program and data memory of one of the multiput buffers is not available for data storage. Correlator output that would offerwise to stored in these locations is stored internally in the IMS 10.25 and is retrieved when requested by an interrupt from the systemmicrocomputer.

